DFT Engineer (Architect / Manager / Sr. Manager)
VelauraHSR Layout, BangalorePosted 3 months ago
A free account shows the apply link for every role and matches you to the ones that fit your resume.
About the role
Velaura is building compute technology for cloud, edge, and Physical AI applications. You will lead DFT architecture and execution for complex silicon designs, from test planning through production readiness.
What you'll do
- Define DFT architecture and methodology for ASIC and SoC designs
- Lead scan, ATPG, memory test, and logic BIST implementation
- Own DFT execution from design integration through production ramp
- Drive test coverage analysis, diagnosis, and pattern validation
- Coordinate DFT implementation with design, validation, and manufacturing teams
- Mentor DFT engineers and improve tools, flows, and methodologies
Skills
Must have
- Design for test
- Scan design
- Scan compression
- Atpg
- Mbist
- Lbist
- Jtag
- Boundary scan
- Ijtag
- Fault simulation
Nice to have
- Iso 26262
- Static timing analysis
- Tcl
- Python
- Perl
- Memory repair
- Ate pattern development
Who it's for
- Experience
- 15+ years
- Domain
- ai semiconductors
About Velaura
Velaura has 15 open roles in Bangalore, at Velaura AI India Pvt Ltd. See every Velaura role.
More at Velaura
Lead or staff · 10+ years
15 days ago
Lead or staff · 10+ years
15 days ago
Entry level · Fresher friendly
15 days ago
Lead or staff · 8+ years
15 days ago
15 days ago
Lead or staff
15 days ago
15 days ago
Entry level · Fresher friendly
15 days ago
Similar roles
All hardware and electronics jobsNXP Semiconductors India · Lead or staff · 12 to 15 years
10 days ago




