STA / Synthesis Engineer (Staff / Sr. Staff / Principal)
VelauraHSR Layout, BangalorePosted 3 months ago
A free account shows the apply link for every role and matches you to the ones that fit your resume.
About the role
Velaura is building compute technology for cloud, edge, and Physical AI applications. You will lead synthesis, static timing analysis, timing closure, and sign-off for advanced compute and AI silicon designs.
What you'll do
- Drive RTL-to-gate synthesis for complex compute and AI designs
- Own timing analysis, constraints, and closure across blocks and chip interfaces
- Optimize designs for timing, power, area, and cost
- Develop and maintain timing constraints and ECO flows
- Automate synthesis, STA, reporting, and debug workflows
Skills
Must have
- Rtl-to-gate synthesis
- Static timing analysis
- Timing closure
- Multi-mode multi-corner timing analysis
- Timing constraint development
- Low-power design
- Power-aware synthesis
- Upf/cpf
- Engineering change orders
- Tcl
Nice to have
- Physical design
- Signal integrity analysis
- Crosstalk analysis
- Dft timing
- Chiplet design
- Eda flow automation
Tools
- Synopsys
- Cadence
Who it's for
- Experience
- 5 to 15 years
- Domain
- ai semiconductors
About Velaura
Velaura has 15 open roles in Bangalore, at Velaura AI India Pvt Ltd. See every Velaura role.
More at Velaura
Lead or staff · 10+ years
16 days ago
Lead or staff · 10+ years
16 days ago
Entry level · Fresher friendly
16 days ago
Lead or staff · 8+ years
16 days ago
16 days ago
Lead or staff
16 days ago
16 days ago
Entry level · Fresher friendly
16 days ago
Similar roles
All hardware and electronics jobsNXP Semiconductors India · Lead or staff · 12 to 15 years
11 days ago




