ASIC Engineering Technical Leader (RTL Design/SOC | 8- 14 Years)

Cisco SiliconOne develops networking chips and solutions for enterprise and service provider customers. You will design and optimize ASIC RTL, contribute to architecture and implementation, and support validation from specification through silicon bring-up.

• Analyze ASIC architecture and identify design issues and solutions
• Develop RTL and contribute to ASIC implementation from specification through tape-out
• Analyze timing and optimize logic for power and area
• Automate design flows and improve standard methodologies
• Debug systems and support hardware/software bring-up and silicon validation

Education

Engineering degree

Experience

9+ years

Domain

networking semiconductors

Cisco has 173 open roles in Bangalore, at Cisco Bangalore Campus (Cessna Business Park). See every Cisco role.